Intel and AMD Microprocessors, Part 2
44 entries in the Intel and AMD Microprocessors, Part 2 compendium.
Alder LakeIntel's 12th-gen hybrid architecture with performance and efficiency cores.Arrow Lake (microprocessor)Intel's disaggregated desktop and mobile processor with new core architectures.Bloomfield (microprocessor)Intel's first desktop processor with integrated memory controller and QuickPath Interconnect.Broadwell (microarchitecture)Intel's 14 nm die shrink of Haswell, introducing Core M.CeleronIntel's budget processor line, discontinued in 2023.Comet LakeIntel's 10th-gen Core family on 14 nm with up to ten cores.Consumer Ultra-Low VoltageIntel platform enabling thin, low-power notebooks with long battery life.Intel Core (microarchitecture)Returned to efficient pipelines, enabling multi-core with lower power.GoldmontSecond-generation out-of-order low-power Atom microarchitecture for entry-level devices.Goldmont PlusEnhanced low-power Atom microarchitecture for entry-level desktops and notebooks.Gracemont (microarchitecture)Fourth-generation out-of-order low-power Atom microarchitecture for hybrid processors.Granite RapidsIntel's 6th-gen Xeon with up to 128 P-cores for HPC.Haswell (microarchitecture)Intel's 2013 microarchitecture with improved power and performance.Ivy Bridge (microarchitecture)Intel's 22 nm tick with FinFET transistors and improved graphics.Kaby LakeSeventh-generation Core, 14nm optimized step in Intel's new model.Larrabee (microarchitecture)Intel's cancelled hybrid x86 GPU that evolved into Xeon Phi.Lunar LakeIntel's ultra-low power mobile SoC targeting ARM-like efficiency.Meltdown (security vulnerability)A catastrophic speculative execution vulnerability enabling unauthorized memory reads.Meteor LakeIntel's first chiplet-based mobile processor, launched December 2023.Microarchitectural Data SamplingSpeculative execution vulnerabilities leaking data across Intel CPU protection boundaries.Intel microcodeProprietary microcode implementing x86 and enabling in-field bug fixes.Nehalem (microarchitecture)Intel's 45 nm microarchitecture reintroduced Hyper-threading and Turbo Boost.NetBurstIntel's high-clock-speed x86 architecture that introduced Hyper-Threading and a deep pipeline.Multi-channel memory architectureMulti-channel memory multiplies data rate by adding communication channels.P6 (microarchitecture)Sixth-generation Intel x86 microarchitecture with dynamic execution and high IPC.Penryn (microarchitecture)45-nm die shrink of Core microarchitecture with SSE4.1 and larger cache.Penryn (microprocessor)Intel's 45 nm mobile processor shrink of the Core architecture.PentiumIntel's fifth-generation x86 processor that became a long-running brand.Pentium DIntel's first dual-core desktop processor, based on NetBurst.Pentium Dual-CoreEntry-level dual-core Intel processors, popular for overclocking.Pentium MIntel's power-efficient mobile processor line from 2003 to 2006.Pentium OverDriveIntel's upgrade processor for 486, Pentium, and Pentium Pro systems.Pentium ProFirst x86 processor with out-of-order execution and P6 microarchitecture.Intel QuarkIntel's tiny x86 SoC for wearables and embedded systems.Raptor LakeHybrid-architecture processor family spanning 13th and 14th generations.Rocket LakeIntel's 11th-gen desktop processors with Cypress Cove cores and PCIe 4.0.Sandy BridgeIntel's 2011 32 nm microarchitecture succeeding Nehalem and Westmere.Second Level Address TranslationHardware-assisted nested paging for efficient virtual machine memory translation.SilvermontFirst Atom microarchitecture with out-of-order execution on 22 nm.Cascade LakeIntel's 14 nm optimization of Skylake for server, workstation and enthusiast.Cooper Lake (microprocessor)Third-generation Xeon Scalable for 4S and 8S servers.Skylake (microarchitecture)Intel's sixth-generation Core microarchitecture, a 14 nm tock redesign.Tejas and JayhawkCancelled high-clock NetBurst successor that ended Intel's single-core race.Tick–tock modelIntel's alternating die-shrink and new-architecture production cycle.
Browse Intel and AMD Microprocessors, Part 2 in the interactive codex →